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Abstract- This paper presents the design of a wideband 
inductorless low noise amplifier (LNA) in 0.18 m CMOS 
technology for multiband wireless communication standards. The 
LNA is a fully differential common-gate structure. It uses three 
feedback paths, for choosing arbitrary value of LNA 
transconductance which leads to a LNA with higher gain and 
lower noise figure (NF) over the previously reported amplifiers. 
Post-layout simulation results show a gain of 20.4 dB with a 3-dB 
bandwidth of 2.84GHZ, with a 2.62dB NF while dissipating 
2.97mW. The IIP3 is -1.67dBm. 
 
Index Terms- Inductorless, Low Noise Amplifier (LNA), 
Multistandard, Wideband. 
 
I. INTRODUCTION 
Nowadays, GSM, DECT, and GPS which are diverse wireless 
standards have been developed. It would be straightforward to 
integrate different wireless receivers together on a chip in 
order to satisfy the particular demands for each and every 
application; however, the required power consumption and 
chip area will be large. As a result, it is desirable to have a 
multi-standard receiver to meet all the mentioned standards. A 
wideband receiver is one of the possible solutions for 
multiband multi-standards receiver. 
The Low Noise Amplifier (LNA) is nominated the first gain 
stage of a wideband receiver. It must meet several specifications 
simultaneously, which makes the design challenging. LNA 
should achieve good impedance matching, high, and flat gain, 
low noise figure (NF) across a wide frequency band,good 
linearity, and low area and power consumption. 
With the help of several methods, wideband input matching 
for wideband amplifier can be achieved; such as using the 
distributed amplifier [1], [2], the filter-type amplifier [3], and 
the resistive shunt feedback amplifier [4], [5]. However these 
methods may suffer from various disadvantages such as high 
power consumption, large chip area, and inadequate NF. 
One of the wideband LNA topologies that have been widely 
investigated is the common-gate low-noise amplifier 
(CGLNA) [7], [8]. A common-gate structure has better 
wideband input impedance matching than a common-source 
structure. Beside the simple input matching architecture 
(1/gm=Rs), the CGLNA Also offers good linearity, stability, 
low power consumption, and robustness to PVT variation. 
However, its main drawback is the relatively high noise figure 
(NF) [6]. This is due to the tradeoff between the noise factor 
(F) and input impedance matching requirement (Zin=Rs). 
In this paper, a gm-boosting scheme has been applied to a 
CGLNA to break the traditional link between the input 
matching and noise figure, and leads to a simultaneous 
reduction in noise and power dissipation in order to retain the 
advantages of the CG configuration and overcome its 
deficiencies. The use of three feedbacks improves the gain 
compared to all of the other CGLNA topologies. The whole 
structure is designed without the use of any bulky inductors, 
thus requires a less area. The presented LNA covers frequency 
bands for digital video broadcasting (DVB) at 450-
850MHZ,global system for mobile communication(GSM) at 
900MHZ,global positioning system(GPS) at 1.21 and 1.5 
GHZ and cellular radios at 850-1900MHZ which provides a 
practical solution for multi-standard application. This paper is 
organized as follows. Section II reviews the gm-boosting 
technique by using negative feedback and section III discusses a 
new positive feedback with nmos transistor are discussed. The 
proposed circuit is presented in section IV then Section V 
presents post-layout simulation results and finally, section VI 
presents the conclusion and outline of this paper. 
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Figure 1: Differential CGLNA 
II. CIRCUIT DESCRIPTION 
From Figure 1, which shows the differential CGLNA, gain 
and input impedance can be obtained as below: 
                     LRgmAv 1                                   (1) 
                        1
2
gm
Rin 
                                     
(2) 
where 1gm  is the transconductance of M1. By assuming 
matching condition as  1002 sin RR  , the noise factor is 
given by 
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In Equation 3,   is the channel thermal noise 
coefficient )21(   , and 0,/ ddom ggga  , is zero-bias 
drain conductance. By following the above equation, input 
matching condition force 1gm  to be equal to 20mS. In this 
condition, we cannot increase arbitrarily 1gm  for noise 
reduction. Therefore, gain can be increased through a gm-
boosting technique which is suggested in Figure 2(a). Wherein 
inverting amplification, A, is introduced between the source 
and gate terminal of M1, so that 1gm  is boosted 
to )1(1 Agm   and input impedance matching is given by: 
                   


50
)1(
1
1
s
NEG
R
Agm
                     (4) 
 
This configuration leads to smaller bias current, less 
channel noise from the input transistor M1,and consequently 
smaller noise contribution and power consumption. F which is 
given by 
                  L
s
NEG R
aR
A
F 




)1(
1                        (5) 
A capacitor-cross-coupling (CCC) is one of the possible 
ways to achieve passive inverting gain in this technique [6], 
[7], as shown in Figure 2(b), A is approximately given by the 
capacitor voltage division ratio 
                  1112
2
1
1
gsgsgs cccc
cA



                       (6) 
In Equation 6, 1gsc  is the gate-source capacitance of M1. 
For 1,11  ACC gs and F simplifies from Equation 5 to 7: 
                        :
4
2
1
R
R
a
F s             (7) 
And 
                          LRgmAv 12                                       (8) 
11
1
2
22
gmgm
RR sin             (9) 
In this case, F is reduced and the effective transconductance 
is increase with a concomitant decrease in power dissipation. 
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Figure 2: gm-boosting Technique 
III. BASIC IDEA 
The use of capacitors does not increase PDC but A is set to 
1 for minimum NF, 1gm is restricted to 10 mS for input 
matching, reducing the gain in order to achieve high gain and 
low NF. A positive feedback can be inserted along with the 
negative feedback. But in the previous research pmos 
transistor is always used (Figure 3) [8], [9]. The idea in this 
paper is to use nmos type instead of pmos type (Figure 4), 
because of following reasons: 
1-pmos transistor should have larger size than nmos type to 
reach the same transconductance that leads to increase 
parasitic capacitor which causes to decrease bandwidth. 
Consequently, in proposed structure the larger bandwidth is 
obtained in previous works. 
2-as shown in Figure 4, since by placing nmos transistor at 
the input, indeed it uses current reuse technique which leads to 
reduce power consumption.  
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Figure 3: Positive feedback in previous works 
This feedback has the effect of increasing the input 
impedance: 
            )1(2
22
21 gmRgm
RR
L
sin

          (10) 
This feedback affects the input impedance and does not 
influence the value of transconductance coefficient. Assuming   
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2gmRA Lpos  , which varies from 0 to 1 for stability and 
posA  can be 0 to 1 for an arbitrary choice of 1gm  to achieve 
an input matching condition. So the impedance matching does 
not set transistor biasing current and the current is variable to 
reduce noise. For example, suppose that: 
              
50,5.0,1  sposNEG RAA                (11) 
According to above, msgm 201  thus, the gain increases. 
Considering the thermal channel noise under input matching 
condition, the f is given by: 
2
22 )2(1
1
1 pos
L
s
NEG
pos A
R
R
a
Rgm
aA
A
F 




      (12) 
 
According to Equation 10 and 11, we have: 
                              LRgmAv 12          (13) 
                           2
22
gm
RR sin              (14) 
                     L
s
s R
R
a
Rgm
a
F
4
9
4
1 2 

        (15) 
The third term in Equation 15 represents the noise due to 
M2 and can be decreased by using small 2gm .thus the 
combination of negative and the positive feedback have more 
power consumption that can decrease noise when compared to 
negative feedback alone with higher gain. 
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Figure 4: Proposed positive feedback 
IV. PROPOSED LNA 
Now, instead of bulky inductor that uses more area, we use 
current sources (M3) that are capacitive coupled 33 gsCC   
(Figure 5) [10], [11]. 
The capacitively coupled M3 creates another positive current 
feedback. Besides small occupation area another freedom 
degree of input matching condition is provided. 
So, there will be more flexibility in choosing the best value of 
the LNA transconductance which achieve minimum NF. 
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Fig.5. Proposed LNA 
 
A. Input impedance 
 
     321 )1(2
22
CgmgmRgm
RR
L
sin

        (16) 
Assuming
2
2
2 2
,
gm
CgmgmRA posLpos   , 
and 1NEGA , so we have: 
    
)1(2
22
1 pospos
sin Agm
RR

         (17) 
Thus, the input matching condition is given by 
                 
1)1(2 1  posposs ARgm          (18) 
From Equation 18, two degrees of freedom, posA  and 
pos  , exist that allow arbitrary choice of 1gm  achieving 
high gain and low NF. 
 
B. Noise analysis 
For  noise analyses, we draw noise current sources that due 
to the thermal noise of the transistors, load, and source 
resistance as shown in Fig.6  and replace the capacitors by 
short circuit since they are much larger than the capacitance of 
input transistors M1 and M3. 
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Figure 6: Schematic of the proposed LNA showing noise sources 
The output differential current due to each noise source is 
given by: 
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Thermal noise due to the source resistance: 
                   fgmAkTRsoutns 
2
1
2                      (19) 
 
Thermal noise due to the M1:  
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Thermal noise due to the M2: 
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Thermal noise due to the M3: 
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Assuming   321 , the noise factor is given by: 
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Under the input matching condition: 
           
 1)1(2 1 posposs ARgm   
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And assuming sRgm1 , the F is reduced to: 
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To determine optimum value for designing, we will 
estimate the amount of     
                                        
0
d
dF
 
                           
pos
opt A23
1

                     (26)        
The third term in Equation 25 plays an important role in 
noise reduction and we can say that the combination of three 
feedbacks contributes to noise cancellation. 
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Figure 7: Schematic of the entire LNA with the output buffer 
V. RESULTS 
The LNA has been implemented in TSMC 0.18-um CMOS 
technology. The total schematic of the LNA with the output 
buffer, pad capacitor, and bonding wire inductor is shown in 
Figure 7. A buffer is used at the LNA output to drive the 50-Ω 
load of the measuring equipment. The core LNA consumes 
1.65mA from 1.8 V supply. The layout of the design has been 
done in cadence in order to obtain the practical results. The 
layout is shown in Figure 8. Figure 9-15 show the post layout 
simulated S-parameters, voltage gain, NF, and IIP3, 
respectively. The S11 is lower than -10dB until 2GHZ (Figure 
9). Figure 10 and 11 also show the measured output return loss 
and reverse isolation: S22 is below -10dB up to 2GHZ, while 
S12 is below -23dB across the band. The voltage gain is 
20.35dB with a 3-dB bandwidth of 2.83 GHZ (Figure 13).The 
minimum NF is 2.62 dB at 913 MHZ (Figure 14).Two-tone 
testing is performed with 100MHZ spacing for third-order 
inter-modulation distortion which is shown in Fig.15.the 
measured IIP3 is -1.67 dBm. 
Table 1 show the performance summary of this work and 
compares with previous published wideband LNAs. The FOM 
defined in [12] is adopted. 
 
   )1).((
)(3).().(


LinDC FmWP
mWPIIPLinGVGHZBWFOM             (27) 
where: 
                       LinGVdBAv log20)(             (28) 
                     )(1
3log10)(3
mW
PIIPdBIIP           (29) 
                            LinFNF log10          (30) 
 
As shown in this table, the FOM of this work is better than 
other works, because it has low noise, low power 
consumption, high linearity, and high bandwidth 
simultaneously. 
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Figure 8: Layout of the proposed CGLNA 
 
Figure 9: Simulated S11 of proposed CGLNA 
 
Figure 10: Simulated S22 of proposed CGLNA 
 
Figure 11: Simulated S12 of proposed CGLNA 
 
Figure 12: Simulated S21 of proposed CGLNA 
 
Figure 13: Simulated gain of proposed CGLNA 
 
Figure 14: Simulated NF of proposed CGLNA 
 
Figure 15: Simulated IIP3 of proposed CGLNA 
VI. CONCLUSION 
In this paper, a wideband inductorless LNA for multiband 
multistandard receiver is proposed. It uses three feedback 
paths for choice gm value arbitrarily for input matching and 
end to tradeoff between noise and input power matching. Post-
layout simulation results show a voltage gain of 20.5dB with a 
3-dB bandwidth of 3.19GHZ. A minimum NF of 2.3dB and an 
IIP3 of -2.17dBm while dissipating 1.65mA from 1.8V 
supply. 
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Table I 
Comparison with recently published LNA 
 
FOM Tech cmos  
IIP3 
(dBm) 
NF 
(dB) 
BW 
(GHZ) 
(dB)
Gain Ref. 
171.1 um 
8711 1.71 87.- .7.. 578.-178. 1171 [13] 
87.1 um 
8711 571 57.- 57. 871.-875 .1 [8] 
87.1 um 
8711 5.73 .7. 5 1711-878. .87. [14] 
8751 um 
87.. 5. 8 .73 171-8788. 157. [15] 
87885 nm 18 1171 1.- 57. 1-873 11 [16] 
.715 nm 18 11 17.- 17. .75-8788. .1 [17] 
87.1 um 
8715 175. 1.- 3 .7.-871 .8 [7] 
.75. um 
8715 .7. 37.- .71 571-87. 11 [18] 
8711 um 
8715 .8 1- 3 .-871 11 [19] 
1.83 65nm 20.8 5.5 2.1 0.1-1.6 13 [20] 
1.9 nm 18 0.75 -9 5.5 0.1-7 12.6 [21] 
171 nm 18 .71 .71.- 171. 17..-871 .5 [10] 
1755 um 
8711 .717 171.- .71. 
.713-
8788. .873 
This 
work(p
ost-lay) 
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